PLAIN
K 12
dave:created
V 19
2012-11-20 02:10:53
K 16
dave:description
V 27
Standard WIP design package
K 9
dave:item
V 7
archive
K 10
dave:label
V 20
WIP Design - BAD PCB
K 9
dave:user
V 7
amosley
END
ENDREP
id: 1-13.0-8.r15/209
type: dir
pred: 1-13.0-8.r13/1652499
count: 1
text: 13 1652068 219 219 db144bfcbbbf7e1d3a6e3250b575807c
props: 15 0 196 0 9f3fa101bca315cf4cf1d1968ede68db
cpath: /Design2/Archive 1
copyroot: 8 /Design2

PLAIN
K 9
Archive 1
V 20
dir 1-13.0-8.r15/209
K 13
templates.ini
V 20
file 1-6.0-8.r11/174
END
ENDREP
id: 0-4.0-8.r15/535
type: dir
pred: 0-4.0-8.r13/1652812
count: 5
text: 15 433 89 89 b3ad79b584ba58967824b5f9c520855a
props: 4 0 167 0 ee3e97f39a123df09f7a044241172618
cpath: /Design2
copyroot: 8 /Design2

PLAIN
K 7
Design2
V 19
dir 0-4.0-8.r15/535
K 19
LockedUserName.lock
V 16
file 0-3.0.r14/0
K 10
Vault.lock
V 16
file 0-2.0.r2/17
END
ENDREP
id: 0.0.r15/879
type: dir
pred: 0.0.r14/336
count: 15
text: 15 740 126 126 51a5fdd53727abfeb320c8389edbf11e
props: 1 0 36 0 bd7b8f2a8ffc81e7bb8fe95fe2fc72af
cpath: /
copyroot: 0 /

1-13.0-8.t14-e modify-dir false true /Design2/Archive 1


879 1060
