PADS I/O Designer allows you to show DCI Cascade Regions information in the Device Window. This option is available for Xilinx families, as specified below, and should be read from a constraint file. To use DCI Cascade Regions, select the menu option: