Clock Display

PADS I/O Designer allows you to filter the Device Window for various clock information. The option is available for Xilinx Virtex families, as specified below. To use clock filtering, select from the menu options:

In order to select an entire clock region for a given pin, follow these steps:

Figure 3-9. Clock Region Example