Users will benefit from the broad device support from the leading FPGA vendors (Actel, Altera, Lattice, Xilinx) that PADS I/O Designer offers. This device support is kept up-to-date through periodic Library Updates.
An automatic Rules Engine supports standard rules and enable users to customize assignment rules.
PADS I/O Designer allows you to assign and optimize I/O assignments with confidence that they are correct. PADS I/O Designer does not require you to verify pin assignments made in PADS I/O Designer.
Manual symbol and schematic creation for high pin count devices can be time consuming and error prone. PADS I/O Designer automatically generates symbols and schematics to efficiently incorporate the FPGA board design into the PCB process.
PADS I/O Designer will improve overall PCB quality by optimizing the I/O assignments based on actual PCB component orientation.
A major benefit of system I/O assignment optimization is the reduction of PCB routing layers, through counts and trace lengths. Faster and easier PCB routing and overall improved PCB quality implies lower fabrication costs and better signal integrity and timing margins.
| Note | |
|
PADS I/O Designer does not support multiple instances of the same PADS I/O Designer component. |
|